

Project Name :B10IE01 Rev:A

Platform : PineView D / M + TigerPoint

CPU [

TIGER-POINT [

PAGE	CONTENT
1.	INDEX
2.	SYSTEM BLOCK DIAGRAM
3.	POWER DIAGRAM & SEQUENCE
4.	GPIO & Power Consumption
5.	CPU PineView 1/2
6.	CPU PineView 1/2
7.	TPT - PCI&USB&HOST 1/3
8.	TPT - Audio&SPI&GPIO 2/3
9.	TPT - POWER 3/3
10.	CLOCK GEN (ICS9LPR3165B)
11.	DDR2 SODIMM
12.	CRT/LVDS
13.	USB/CCD/HDD/ODD/3G+MODEM/IO
14.	Mini Card/TP+LED
15.	CODEC(IDT92HD81) / SPK
16.	GXT CONN.
17.	DC IN / FAN
18.	EC IT8500 / BIOS / LID
19.	VCC SW
20.	BATT IN / CHARGER (OZ8602)
21.	CPU CORE (OZ8291)
22.	+1.5V/+1.05V(8116)/3VA/0.9VS
23.	+1.8VS/+5VA (OZ815)
24.	Appendix Ver.B History
25.	Appendix Ver.C History


M/B Schematic Version Change List

Release Date	Version	PCB P/N	PCB Description	PCBA P/N	Note
09/23		71R-B10IE0-T8A0	71-MB PCB,M/B,B10IE01,143.774*140.35mm,4, Rev.A0,Trendtronic		
		71R-B10IE0-9HA0	71-MB PCB,M/B,B10IE01,L:143*W:140*H:1.2,4,Rev.A0,hannstar		


Daughter Board Schematic Version Change List

Release Date	Version	PCB P/N	PCB Description	PCBA P/N	Note


SYSTEM BLOCK DIAGRAM




POWER BLOCK DIAGRAM



System Poewr On Sequence





```
PROCHOT# -will go active when the processor
temperature monitoring sensor(s) detects that the
processor has reached its maximum safe operation
temperature.when
in: refer to system thermal
output: int thermal enable
(pull 750ohm??)
```




IC \ SETTING	R68	R70	R331
ADM1032	0R	0R	10k
W83L771AWG	0R	0R	10k

	P-D	P-M
mount	R103 R98 Q29 R102 R100 Q28 R101 R99 Q27	N/A
OP	N/A	R103 R98 Q29 R102 R100 Q28 R101 R99 Q27




CPU Thermal Sensor




The V1_05_core Linear Voltage Regulator will source to Tiger Point core Voltage and Pineview-D uncore voltage. V_1p8_PLLSFR will then need to be turned off before V_1p05_CORE start to ramp down.




The processor will stop all execution when the junction temperature exceeds approximately 125 C.






STRAP2	STRAP1	Routing
0	1	SPI
1	0	PCI
1	1	LPC





Stitching caps used for differential pair reference plane transitions, reduce the loop inductance on the currents return path


1. A minimum of one (1) stitching cap can be shared by up to four different pairs
2. Stitching cap values of 0.1 F are sufficient.
3. Stitching caps should be placed within 100 mils

USB	Location
USB 0	CN20 (MB USB0)
USB 1	CN7 (3G)
USB 2	CN11 (MB MINI)
USB 3	CN8 (CCD)
USB 4	CN6 (IO)
USB 5	CN4 (AIO USB)
USB 6	CN21 (GXT USB)
USB 7	CN19 (MB USB7)





Reserved FOR EMI



$C_e = 2 * C_L - (C_s + C_i)$
 C_L = Crystal Load Cap = 20p
 C_i = IC internal Cap = 5p
 C_s = 2p
 C_e = Crystal external Cap = 33p

Bsel [0..2] VIH = 0.7V VIL = 0.3V

FSB	BSEL	BSEL0	BSEL1	BSEL2	CPU	PCI	SRC
FSB667	1	1	1	0	166	33	100
FSB800	0	1	0	0	200		
	1	1	1	1	CPU strap		










Table 1: CPU Frequency Select Table


FS _C C ² B0b7	FS _B B ¹ B0b6	FS _A A ¹ B0b5	CPU MHz	SRC MHz	PCI MHz	REF MHz	USB MHz	DOT MHz
0	0	0	266.66					
0	0	1	133.33					
0	1	0	200.00					
0	1	1	166.66	100.00	33.33	14.318	48.00	96.00
1	0	0	333.33					
1	0	1	100.00					
1	1	0	400.00					
1	1	1						






DDR Termination





RA1-RB_14






LVDS

LED




SHUTTLE			
File			
Size			
Date: Tuesday, December 22, 2008			
Sheet 12 of 27			


USB x 2




IO CON.




WEBCAM




3G+MODEM




HDD



WLAN CONN




TP+LED CONN




GXT CONN.

PCIe LANE	Location
PCIe 1	CN2 (OPTION VGA)
PCIe 2	CN6(LAN+CARDREADER)
PCIe 3	CN21 (GXT-VGA)
PCIe 4	CN11 (Mini Card)


USB	Location
USB 0	CN20 (MB USB0)
USB 1	CN7 (3G)
USB 2	CN11 (MB MINI)
USB 3	CN8 (CCD)
USB 4	CN6 (IO)
USB 5	CN4 (AO USB)
USB 6	CN21 (GXT USB)
USB 7	CN19 (MB USB7)




1'L ONLY
VGA CONN.




USB CONN.




BT CONN.



ODD CONN.




LED CONN.




SHUTTLE			
Title			
LAN			
Size	Document Number		Rev A
	5025		
Date:	Tuesday, December 22, 2009	Sheet 16 of 27	

DC-IN




PROJECT	B10IE01
Adaptor	40W
Rsense	50mOhm
Stop Charger	35W


CPU FAN CONTROL




BYPASS








PWR Botton




HOLE





CHARGER



ADAPTOR_I	
Voltage	W
500mV	20W
1000mV	40W
1500mV	60W
2000mV	80W
1.25V	100W
X	X

Vichg = RAD1 * Irsense * 10

SET_V	
L (3CELL)	12.75V


Vch = Nx(4.1 + Vset/10)
N = Cell (pin2 = hing --> 4, low --> 3)

Fastcharge_EN	CHG_I	Ich
H	3V	1.96A
L	3V	1A
L	0.75V	250mA
L	0.3V	100mA


CHARGER CURRENT = (((Vfastcharge_EN - Vbe) / 180) * 10 * CHG_IV30) / 0.1

CHG_ON	
L	CHARGER ON
H	CHARGER OFF

BATTERY CON




Battery Voltage Detect



17.6V --> BAT_V = 2.2V
16.8V --> BAT_V = 2.1V
13.2V --> BAT_V = 1.65V
12.6V --> BAT_V = 1.575V
9V --> BAT_V = 1.125V
3C 2.4V --> BAT_V = 0.9V, CC 125mA
30min over dis


Charge / Discharge Detect



Charge Current	BAT_I
4.75A	3.000V
3.00A	2.511V
2.00A	2.23V
1.00A	1.97V
0.00A	1.674V
-1A	1.395V
-3A	0.837V

SHUTTLE		
File	BATT IN / CHARGER (OZ8602)	
Size	Document Number	Rev
6026		A
Date:	Tuesday, December 22, 2009	Sheet 20 of 27

+1.8V/+5V_ON Voltage	Mode
<0.4V	OFF
>0.6V	PWM
>2.1V	SKIP



SHUTTLE		
Title		
+1.8V/+5V (OZ815)		
Size	Document Number	Rev
5025		A
Date:	Tuesday, December 22, 2009	Sheet 23 of 27